Programming AXI-ACE VIP to Generate Error Scenarios
March 19, 2015
VIP manager Tushar Mattu of Synopsys describes how to program AXI-ACE VIP to generate error scenarios
Related Semiconductor IP
- USB 20Gbps Device Controller
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related Blogs
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- Oxford Digital Offers Small Audio DSP Core With Graphical Programming
- Media Tablet & Smartphones to generate $6 Billion market in... power management IC segment by 2012, says IPnest
- A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
Latest Blogs
- From guesswork to guidance: Mastering processor co-design with Codasip Exploration Framework
- Enabling AI Innovation at The Far Edge
- Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics