Programming AXI-ACE VIP to Generate Error Scenarios
March 19, 2015
VIP manager Tushar Mattu of Synopsys describes how to program AXI-ACE VIP to generate error scenarios
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related Blogs
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- Oxford Digital Offers Small Audio DSP Core With Graphical Programming
- Media Tablet & Smartphones to generate $6 Billion market in... power management IC segment by 2012, says IPnest
- A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
Latest Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- How Does Crocodile Dundee Relate to AI Inference?