Programming AXI-ACE VIP to Generate Error Scenarios
March 19, 2015
VIP manager Tushar Mattu of Synopsys describes how to program AXI-ACE VIP to generate error scenarios
Related Semiconductor IP
- Very fast VMAF accelerator
- AV1 Video Encoder IP
- TSMC CLN3FFP HBM4 PHY
- CAN 2.0/CAN FD IP core
- Multi-Channel AXI DMA Engine
Related Blogs
- Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0
- Oxford Digital Offers Small Audio DSP Core With Graphical Programming
- Media Tablet & Smartphones to generate $6 Billion market in... power management IC segment by 2012, says IPnest
- A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
Latest Blogs
- High Bandwidth Memory (HBM) at the AI Crossroads: Customization or Standardization?
- Relaxation-Aware Programming in ReRAM: Evaluating and Optimizing Write Termination
- Xiaomi’s New Self-Developed Silicon Powered by Arm Marks a 15-year Alliance Milestone
- Legacy IP Providers Struggle to Solve the NPU Dilemna
- Vision-Language Models (VLM) – the next big thing in AI?