PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
September 16, 2021
Rambus announced this week that it demonstrated for the first time a PCI Express 5.0 Controller IP (PCIe 5 Controller) operating at 32 GT/s on a leading FPGA platform.
“We’ve achieved a new industry benchmark with the demonstration of our PCIe 5.0 Controller operating at 32 GT/s on popular FPGA platforms,” said Scott Houghton, general manager of Interface IP at Rambus. “With the importance of FPGAs in markets from defense to the data center, this solution developed by the newly-acquired PLDA team expands the Rambus portfolio and offers the next level of performance for mission-critical applications.”
Beyond the technical feat, you might wonder: what are the benefits for Rambus customers?
Related Semiconductor IP
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCI Express (PCIe) 5.0 Controller
- PCIe 5.0 Premium Controller with AXI bridge & Advanced HPC Features (Arm CCA)
- Configurable controllers for PCIe 5.0 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related Blogs
- Rambus Achieves PCI Express® (PCIe®) 5.0 Compliance for PCIe 5.0 Controller IP and Inspector PCIe 5.0 Interposer with Diagnostic IP
- Integrated MIPI Display IP Solution Delivers Performance for New Use Cases
- Taking the Wraps Off: Cadence IP Subsystem for PCIe 5.0
- Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?