Taking the Wraps Off: Cadence IP Subsystem for PCIe 5.0
April 14, 2021
Cadence was the first IP provider to bring controllers for PCI Express (PCIe) 3.0 to the market and the lowest power 3.0 PHY at introduction. We're proud to continue the trend with our solution for PCIe 5.0 that continues to blaze the trail with new benchmarks for power, performance, and area.
The PCIe standard has been around for nearly 20 years. A diverse range of applications, bandwidth needs, and form factors drive the need for rate scaling of the protocol.
Related Semiconductor IP
- PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
- PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- Signing off PCIe 5.0 Verification with Synopsys VIP
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
- Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?