Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
A recent supply shortage in the semiconductor industry led to temporary closures of car fabrication facilities globally. This clearly shows the increased integration of semiconductors in cars. Since the end of the 60-ies, car makers have used electronics for a growing set of functions. Today, about 10% of the total semiconductor market is related to automotive applications. Electronics are used for diverse reasons including entertainment, engine control, dashboard interaction, safety, preventive maintenance, advanced driver-assistance systems (ADAS),…
Automotive ethernet
In the past most Electronic Control Units (ECU) used CAN and LIN interfaces to connect to sensors, actuators and each other. While LIN and CAN interface will remain the most used interfaces, more recent applications need (much) faster communication options.
Car makers also need a way to add more electronics without increasing the weight and cost. A standardized, flexible and cost-effective, high-speed communication concept is required.
Automotive ethernet is therefore pushed by many in the industry as the perfect solution.
To read the full article, click here
Related Semiconductor IP
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Full Radiation-Hardened ESD Library in GF 12nm LP/LP+
- ESD Cells
- 0.8 to 2.5GHz full wave rectifier with ESD protection
Related Blogs
- Breakthrough in area efficiency of on-chip ESD protection
- Selecting optimized ESD protection for CMOS image sensors
- Ambient IoT: 5 Ways Packetcraft's Software is Optimized to Enable the New Class of Connectivity
- Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA