Ultra Ethernet Consortium Set to Enable Scaling of Networking Interconnects for AI and HPC
Ethernet standards in computer networking have been enabling innovation for the last 50 years or so.
Today’s compute applications have brought about unprecedented challenges. As machine learning processing needs threaten to further strain networks, the time to update Ethernet standards is now.
In the summer of 2023, the Ultra Ethernet Consortium (UEC) was announced to do just that. The group of now over 70 members from organizations including leading Hyperscalers, OEMs, and Synopsys aims to revolutionize networking by optimizing Ethernet for the rapidly evolving AI and HPC workloads. It addresses critical issues encountered by machine learning algorithms in large compute clusters, making it a promising solution to future-proof performance for scale-out data center networking.
While the group is still working on drafting these new standards, there is much to be excited about at this stage. Read on for a look at where the Ultra Ethernet Consortium is heading, what impact AI demands will have on the shaping of the new standard, and how Synopsys 1.6T/224G Ethernet IP expertise will provide SoC designers an accelerated path to silicon success with the latest standards developments.
To read the full article, click here
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
Related Blogs
- Ultra Ethernet Security: Protecting AI/HPC at Scale
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Current Embedded Memory Solutions Are Inadequate for 100G Ethernet
Latest Blogs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained