Breakthrough in area efficiency of on-chip ESD protection
November 13, 2023
ESD protection in the most advanced FinFET technology is challenging: The ESD design window (link) is extremely narrow in FinFET processes (link). Moreover, some of the conventional ESD solutions like the ggNMOS based protection are not effective anymore (link).
To protect sensitive FinFET circuits IC designers need to design the traditional ESD clamps and diodes a lot bigger. It is also required to reduce the distance between rail clamps and interface pads. It leads to an increase in ESD related area and increase in parasitic capacitance at the interfaces from scaling up the ESD (dual) diodes.
To read the full article, click here
Related Blogs
- Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
- ESD Protection for an High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
- Selecting optimized ESD protection for CMOS image sensors
- Designing Electrostatic Discharge (ESD) Protection for Monolithic SoCs and Multi-Die Systems
Latest Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Root of Trust: A Security Essential for Cyber Defense
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol