Open standards: Enabling high performance infrastructure systems with CCIX
Unless you’re a hermit or have been living off the grid for the last few years, you can’t help but know about the explosion in big data – the increase in data size and networking bandwidth due to video streaming, social network, IoT, and AI/ML applications. Datacenter operators and service providers are looking for new ways to increase compute resources, improve network performance and agility and are making trade-offs between compute in the cloud versus compute at the edge. Today’s server solutions are dominated by a proprietary compute architecture, meaning, you are locked in.
For years, there have been multiple attempts to incorporate newer and lower power architectures to supplant legacy systems with little success. One of the biggest limitations was the lack of interoperability among these newer systems as there were no open industry standards to rally behind.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for CCIX
- CCIX 1.0 Verification IP
- CCIX 32G Premium Controller with AMBA bridge II
- CCIX 32G Premium Controller II
- Configurable CCIX controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related Blogs
- How DFI 5.0 Ensures Higher Performance in DDR5/LPDDR5 Systems?
- CXL 3.1: How Evolving CXL Standards are Pushing Interconnects to Even Higher Performance
- High Capacity and High Performance Flash Memory
- The wait is over - JEDEC Announces JESD79-5, DDR5 SDRAM VIP for High Performance Computing
Latest Blogs
- The Memory Imperative for Next-Generation AI Accelerator SoCs
- Leadership in CAN XL strengthens Bosch’s position in vehicle communication
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
- LPDDR6 vs. LPDDR5 and LPDDR5X: What’s the Difference?