The wait is over - JEDEC Announces JESD79-5, DDR5 SDRAM VIP for High Performance Computing
July 21, 2020
JEDEC recently announced the ratification of JESD79-5 DDR5 SDRAM to support the standardization of next-generation memory devices, catering to demand from rapid expansion in high performance computing and data center applications. This new standard promises to deliver 2X memory bandwidth, 4X larger density dies, and much improved power efficiency (1.1V Vdd). The DDR5 DIMM will operate in dual-channel mode all on its own, with two 40-bit fully independent sub-channels on the same module.
To read the full article, click here
Related Semiconductor IP
- MRDIMM DDR5 & DDR5/4 PHY & Controller
- DDR5 Serial Presence Detect (SPD) Hub Interface
- DDR5 REGISTERING CLOCK DRIVER (RCD) IP - (DDR5RCD03)
- DDR5 REGISTERING CLOCK DRIVER (RCD) IP - (DDR5RCD01)
- DDR5 Controller - Ensures high-speed, efficient operation and compatibility of memory controllers
Related Blogs
- JEDEC UFS 3.0 Now Available in Cadence VIP Portfolio - For Mobile and Automotive Markets
- High Speed Memory in Smart Phones: MIPI UniPro v1.8 for JEDEC UFS v3.0
- DDR5 - Off and Running
- How DFI 5.0 Ensures Higher Performance in DDR5/LPDDR5 Systems?
Latest Blogs
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding