How to Design an LTE Modem
Designing an LTE modem is an interesting case study in architectural and system level design because it is pretty much on the limit of what is possible in a current process node such as 28nm. I talked to Johannes Stahl of Synopsys about how you would accomplish this with the Synopsys suite of system level tools. He is the first to admit that this is not a push-button flow where everything flows cleanly from one tool to the next, but more of a portfolio of technologies that can be used to get a modem done. Another complication over previous generations is that multiple radios can be used simultaneously.
LTE is actually a whole series of different standards with different uplink and downlink data rates, but one thing is constant: no matter what the data rate, the power dissipation of the modem must be such that the battery of the phone will last all day. So efficient tradeoff analysis is required to meet power and performance goals.
To read the full article, click here
Related Semiconductor IP
- LTE Turbo Decoder
- LTE Viterbi Decoder
- UE LTE (Cat-0 – Cat-5) / 3G wideband transceiver for flexible SDR pipelines, 400 MHz – 2.8 GHz.
- UE LTE (Cat-0 – Cat-5) / 3G + GPS multi-mode transceiver suitable for SDR frameworks requiring GNSS integration, 400 MHz – 2.8 GHz.
- LTE Cat-1 bis (200 MHz – 2.5 GHz) wideband transceiver supporting TDD, FD-FDD, and HD-FDD operation—suitable for SDR implementations requiring flexible duplexing architecture.
Related Blogs
- Qualcomm LTE Modem Competitors? Samsung, Intel, Mediatek, Spreadtrum, Leadcore... or simply CEVA!
- How LTE Modems Make or Break a Smartphone
- LTE will see larger deployments, higher volumes than WiMAX!
- How Do You Build a Wi-Fi 802.11ac Programmable Modem?
Latest Blogs
- Industry’s First Verification IP for Arm AMBA DTI-H
- 2025 Year in Review: Design Wins, Advanced Nodes, and Expanding Markets
- JESD204 Frame Mapping explained from converter samples to lanes
- Arm in the agentic era: Scaling the converged AI data center
- Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems