Complete FEC Encoder Solution compliant to LTE/ LTE A Specification
Overview
The Lekha IP – 3GPP LTE FEC Encoder IP Core V1.0 addresses the implementation of the FEC building blocks compliant to 3GPP TS 36.212 V 10.5.0. Specifically, the IP core offers an efficient, easy to customize and reliable implementation of the following blocks. Optimization techniques have been used to achieve a reduced cycle count in the design of key building blocks thus making it amenable to parallel implementation for increased data rate requirements of the order of few gigabits as demanded by futuristic implementations.
Key Features
- Controlled selection of Turbo or Convolution path (based on data blocks input or control data input)
- Rate 1/3 tail biting Convolution encoder
- Rate 1/3 turbo encoder
- Rate matching for Turbo coded transport channels
- Rate matching for Convolution coded transport channels and control information
- Bit collection, selection and transmission.
- LTE/ LTE Advanced (LTE A) Complaint.
- Implements Turbo encoder as defined in Section 5.1.3.2 of the specification[1].
- Configurable Interleaver block sizes - Supports all block sizes i.e., K=40 – 6144 as defined in [1] for Turbo and small block lengths (Ex: up to 64) for Convolution.
- Default code rate achieved is 1/3 with rate matching for other code rates supported.
- Easy interface definition.
- Customization to AXI or Avalon bus interface supported.
- Bit accurate C and MATLAB models available for RTL test vector generation.
Benefits
- Efficient design and easily customizable to suit different standards or polynomial definitions.
Block Diagram
Deliverables
- Licensable in Netlist or Verilog or VHDL source format
- Target technology – Xilinx, Altera, Lattice devices
- Test bench
- MATLAB, C, VHDL, Verilog simulation models available
- Detailed technical documentation.
Technical Specifications
Maturity
Beta deployed
Availability
Immediate
Related IPs
- High bit rate Turbo Decoder core for 3GPP LTE/ LTE A
- PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- Configurable Ethernet controllers, compliant with the IEEE and consortium specifications for a range of applications
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 Solution enabling access to HBM3 Controller in TSMC N5 1.2V