How Do You Build a Wi-Fi 802.11ac Programmable Modem?
The Tensilica® group at Cadence has just published a 37-page application note on a Wi-Fi 802.11ac transceiver used for WLAN (wireless local area network), and it's full of really useful information.
This transceiver design is architected on a programmable platform consisting of Tensilica DSPs, using an anchor DSP from the ConnX BBE family of cores in combination with a smaller specialized DSP and dedicated hardware RTL. The discussion focuses on various alternate reference architectures where a portion of the relevant Wi-Fi algorithms can be offloaded to hardware logic and a portion (where programmability is needed) offloaded to software running on the ConnX BBE core.
A methodology selection process is outlined to justify the transceiver's functional partitioning of the subsystem into hardware and software domains. For example, one criterion used is whether a function's computational complexity is more efficiently implemented in dedicated logic when that logic is unlikely to change. Another criterion is whether a block is expected to stay fixed or expected to change over time as standards evolve further, in which case it needs to be programmable.
The resulting reference design architectures are highly configurable and not only are capable of supporting the Wi-Fi 802.11ac standard, but also form the basis of support for the Long-Term Evolution (LTE) wireless communication standard for high-speed data used in mobile phones and data devices, and the digital television (DTV) standards as well.
How can you get a copy? Just contact your local Cadence IP sales representative or application engineer.
Related Semiconductor IP
- 802.11ax PHY Layer C Floating-Point Code IP for the STA mode
- HaLow 802.11ah Transceiver for IoT
- IEEE 802.11ad (WiGig 60GHz) LDPC Decoder
- Multi-protocol wireless plaform integrating 802.11ax (Wi-Fi 6), Bluetooth 5.4 Dual Mode, 802.15.4 (for Thread, Zigbee and Matter)
- 802.11ah IP - GLOBALFOUNDRIES 22nm FDX
Related Blogs
- How fast a GPU do you need for your user interface?
- Do you have the right 'connection'?
- Semico's SoC hierarchy. What do you do with a platypus SoC?
- How Do You Verify a NoC?
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status