How Do You Build a Wi-Fi 802.11ac Programmable Modem?
The Tensilica® group at Cadence has just published a 37-page application note on a Wi-Fi 802.11ac transceiver used for WLAN (wireless local area network), and it's full of really useful information.
This transceiver design is architected on a programmable platform consisting of Tensilica DSPs, using an anchor DSP from the ConnX BBE family of cores in combination with a smaller specialized DSP and dedicated hardware RTL. The discussion focuses on various alternate reference architectures where a portion of the relevant Wi-Fi algorithms can be offloaded to hardware logic and a portion (where programmability is needed) offloaded to software running on the ConnX BBE core.
A methodology selection process is outlined to justify the transceiver's functional partitioning of the subsystem into hardware and software domains. For example, one criterion used is whether a function's computational complexity is more efficiently implemented in dedicated logic when that logic is unlikely to change. Another criterion is whether a block is expected to stay fixed or expected to change over time as standards evolve further, in which case it needs to be programmable.
The resulting reference design architectures are highly configurable and not only are capable of supporting the Wi-Fi 802.11ac standard, but also form the basis of support for the Long-Term Evolution (LTE) wireless communication standard for high-speed data used in mobile phones and data devices, and the digital television (DTV) standards as well.
How can you get a copy? Just contact your local Cadence IP sales representative or application engineer.
Related Semiconductor IP
- 12-Bit High-Performance DAC for 802.11ac
- 12-Bit High-Performance Pipelined ADC for 802.11ac
- IEEE 802.11n / 802.11ac (WiFi) LDPC Decoder
Related Blogs
- How To Build A $40bn IC Company From $1.75m Capital
- What's a memory booster, and how does it ease SoC bottlenecks
- Supercharge your Arm builds with Docker Build Cloud: Efficiency meets performance
- Do You Know Your Project's 'Truck Factor'?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?