Life After 28nm: Think Network-on-Chip
July 28, 2014
As Moore's Law reverses and 20, 16, and 14 nanometer processes become more expensive, SoC cost reductions must come from design innovations within more mature processes and established methodologies.
The days are over when companies can expect to make a profit by introducing a so-so product at first but count on a second, higher-performing release manufactured using a smaller process.
Every design team knows the value of quality improvements in the following areas:
- Smaller die size
- Higher bandwidth
- Lower power
- Greater productivity
- Flexible quality of service
However, SoC design realities in the present era make it imperative to closely reevaluate mature semiconductor processes to realize greater efficiencies that yield lower costs, higher performance, and shorter time to market.
To read the full article, click here
Related Semiconductor IP
- Network-on-Chip (NoC)
- NoC Verification IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
- Coherent Network-on-Chip (NOC)
Related Blogs
- After Five Years, 28nm Future Remains Bright!
- Moore's Law and 28nm Yield
- TSMC 28nm Design Advisory
- TSMC 28nm moves toward reality, with its retinue
Latest Blogs
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
- What Does a GPU Have to Do With Automotive Security?