IEDM: Novel Interconnect Techniques Beyond 3nm
During the short course on the Sunday before IEDM, Chris Wilson of imec presented Novel Interconnect Techniques for Advanced Devices Beyond 3nm. In some ways, this is a complementary presentation to the one given by TSMC that I covered last week in IEDM: TSMC on 3nm Device Options.
Going forward requires DTCO and scaling boosters, such as self-aligned block, fully self-aligned via, supervia (going up more than one level), and buried power rail (BPR). Chris went over the process implications of many of these, but I won't repeat everything here, not least because I'm not a process expert.
But here is one example, the fully self-aligned via. Fully self-aligned means that the via is confined by both the interconnect layer underneath and the one on top, as in the diagram on the right below, so that the via metal is precisely where it is required to join the two layers.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related Blogs
- IEDM: TSMC on 3nm Device Options
- Xilinx announces first stacked silicon interconnect technology
- Sonics CTO Drew Wingard - GHz and Beyond: Designing Today's Highest Performing SoCs
- The Future is the Interconnect: IITC
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring