IEDM: Novel Interconnect Techniques Beyond 3nm
During the short course on the Sunday before IEDM, Chris Wilson of imec presented Novel Interconnect Techniques for Advanced Devices Beyond 3nm. In some ways, this is a complementary presentation to the one given by TSMC that I covered last week in IEDM: TSMC on 3nm Device Options.
Going forward requires DTCO and scaling boosters, such as self-aligned block, fully self-aligned via, supervia (going up more than one level), and buried power rail (BPR). Chris went over the process implications of many of these, but I won't repeat everything here, not least because I'm not a process expert.
But here is one example, the fully self-aligned via. Fully self-aligned means that the via is confined by both the interconnect layer underneath and the one on top, as in the diagram on the right below, so that the via metal is precisely where it is required to join the two layers.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related Blogs
- IEDM: TSMC on 3nm Device Options
- Xilinx announces first stacked silicon interconnect technology
- Sonics CTO Drew Wingard - GHz and Beyond: Designing Today's Highest Performing SoCs
- The Future is the Interconnect: IITC
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility