The Future is the Interconnect: IITC
May 21, 2012
The next International Interconnect Technology Conference (IITC 2012) will be held in San Jose in a couple of weeks (June 4-6). This is a good opportunity to recall that, in some sense, the reason for scaling silicon down has changed in recent years from packing more transistors in a square (or cubic) millimeter to increasing functionality and performance at reduced power. An ever higher fraction of the power dissipation resides in the interconnect – both in the net switching itself as well as in the ever-increasing number of repeaters required to re-power more and more “long” nets.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Blogs
- Xilinx announces first stacked silicon interconnect technology
- IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)
- ARM and GlobalFoundries: a key relationship in the future
- Intel, Arm, 3D FinFETs & mobile computing's future
Latest Blogs
- When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives
- The Architectural Evolution of 16GHz PLLs for Next-Gen AI and SerDes SoCs
- On-Device AI Semiconductors & High-speed Interconnects in the Physical AI era
- Google, Quantum Attacks, and ECDSA: Why There’s No Need to Panic and Why Preparation Matters Now
- One PHY, Zero Tradeoffs: Multi-Protocol PHY for Edge AI Interface Consolidation