IEDM: TSMC on 3nm Device Options
At IEDM in December, Jin Cai of TSMC presented Device Technology for 3nm Node and Beyond during the short course on Sunday. He divided his presentation up into four parts:
- Historical CMOS scaling trends
- FinFET improvements
- Nanosheet advantages and challenges
- Channel materials beyond Si (Ge, 2D, 1D)
Until about 2000, we were in the era of "happy scaling" where we could use thinner gate oxides, lower voltage, and channel doping to get regular process nodes that were faster than earlier nodes, with higher density, and the same (or lower) power. This was known as Dennard scaling. For the decade after that, we used Hi-K metal gate (HKMG) and strained silicon until we got to 20nm. After that, we switched from planar transistors to FinFETs. Since then, we have needed to use DTCO to add boosters to the process, which also allowed further optimizing of standard cells, such as reducing track counts, using fewer transistors in the FinFETs, self-aligned contact, single diffusion break, contact over active gate, with more in the future.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- RAM 8b, 16b, and 32b data widths - TSMC 180nm
- 1.2GHz General Purpose PLL for TSMC 0.18u Processes
- General Purpose PLL for TSMC 180nm
- Integrated Oscillator - TSMC 180n
Related Blogs
- Arm enables the lowest power IoT devices with new Ambiq Apollo4 SoC on TSMC 22nm ULP and ULL libraries
- Novatek advancing digital television with Arm POP IP on TSMC 22nm ULP
- IEDM: Novel Interconnect Techniques Beyond 3nm
- IEDM: TSMC N3 Details