IEDM: TSMC on 3nm Device Options
At IEDM in December, Jin Cai of TSMC presented Device Technology for 3nm Node and Beyond during the short course on Sunday. He divided his presentation up into four parts:
- Historical CMOS scaling trends
- FinFET improvements
- Nanosheet advantages and challenges
- Channel materials beyond Si (Ge, 2D, 1D)
Until about 2000, we were in the era of "happy scaling" where we could use thinner gate oxides, lower voltage, and channel doping to get regular process nodes that were faster than earlier nodes, with higher density, and the same (or lower) power. This was known as Dennard scaling. For the decade after that, we used Hi-K metal gate (HKMG) and strained silicon until we got to 20nm. After that, we switched from planar transistors to FinFETs. Since then, we have needed to use DTCO to add boosters to the process, which also allowed further optimizing of standard cells, such as reducing track counts, using fewer transistors in the FinFETs, self-aligned contact, single diffusion break, contact over active gate, with more in the future.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related Blogs
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- MediaTek is on the Move with TSMC!
- IEDM: Novel Interconnect Techniques Beyond 3nm
- IEDM: TSMC N3 Details
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility