How Do You Verify a NoC?
February 3, 2014
Networks-on-chip (NoCs) are very configurable, arguably the most configurable piece of IP that you can put on a chip. The only thing that comes close are highly configurable extensible VLIW processors such as those from Tensilica (Cadence), ARC (Synopsys) and CEVA but Sonics would argue their NoCs are even more flexible. But this leads to a major challenge: how do you verify one of these beasts.
To read the full article, click here
Related Semiconductor IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
- Coherent Network-on-Chip (NOC)
- High speed NoC (Network On-Chip) Interconnect IP
- Smart Network-on-Chip (NoC) IP
Related Blogs
- How fast a GPU do you need for your user interface?
- How do you Verify the AMBA System Level Environment?
- Do you have the right 'connection'?
- Semico's SoC hierarchy. What do you do with a platypus SoC?
Latest Blogs
- Maximizing SoC Longevity with PCIe 3.0: A Designer’s Guide
- Resilient and optimized GenAI Systems with proteanTecs and Arm’s Neoverse CSS
- Demystifying CXL Memory Interleaving and HDM Decoder Configuration
- Demystifying Forward Error Correction (FEC) in PCIe 6.0
- EOS protection characterization using Long-Pulse TLP