Designing Chips in the Cloud: Four Key Takeaways from SNUG Silicon Valley 2023
In recent years, many semiconductor companies have successfully shifted chip design from on-premises data centers to the cloud. With monolithic systems on chips (SoCs) and multi-die systems becoming ever-more complex, chip designers increasingly rely on “unlimited” cloud resources and new cloud-native, AI-driven EDA tools to rapidly optimize power, performance, and area (PPA).
Unsurprisingly, cloud-based chip design was the subject of numerous sessions and tracks at the Synopsys Users Group (SNUG) Silicon Valley 2023 conference, including a panel titled “Harnessing the Power of the Cloud: Is the Ecosystem Ready?” During the session, industry experts identified the following four trends driving the rapid migration of EDA tools and chip design workloads to the cloud:
- Ever-increasing compute demands
- Accelerated time-to-market requirements
- Evolving cyber threats and stringent security protocols
- A growing need for more flexible, cost-effective storage options
Read on to learn about key takeaways from the panel experts—and get an in-depth look at how cloud-native EDA tools and pre-optimized hardware platforms are empowering semiconductor companies to accelerate their chip design cycles.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related Blogs
- TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud
- Challenges in Designing Automotive Radar Systems
- Vision-Language Models (VLM) – the next big thing in AI?
- The Role of GPU in AI: Tech Impact & Imagination Technologies
Latest Blogs
- Area, Pipelining, Integration: A Comparison of SHA-2 and SHA-3 for embedded Systems.
- Why Your Next Smartphone Needs Micro-Cooling
- Teaching AI Agents to Speak Hardware
- SOCAMM: Modernizing Data Center Memory with LPDDR6/5X
- Bridging the Gap: Why eFPGA Integration is a Managed Reality, Not a Schedule Risk