EDA in the Cloud: Astera Labs, AWS, Arm, and Cadence Report
Earlier this week I wrote a post covering the AWS presentation from HOT CHIPS about the Nitro project. Although the Nitro chips all contain Arm processors, that doesn't make them "Arm servers" in the sense that the processor running the application code is an Arm. Anthony Liguori mentioned in passing that Annapurna (part of AWS) had also created an Arm-based server chip called Graviton. This is the chip under the hood if you use an AWS EC2 A1 instance.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
Related Blogs
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- Partial Header Encryption in Integrity and Data Encryption for PCIe
- Imagination and Renesas Redefine the Role of the GPU in Next-Generation Vehicles
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172