Cadence ClosedAccess
September 12, 2011
There are various rumors around about Cadence starting to close up stuff that has been open for a long time. Way back in the midst of time, as part of the acquisition of CCT, the Federal Trade Commission forced Cadence to open up LEF/DEF and allow interoperability of Cadence tools (actually only place and route) I believe for 10 years. Back then Cadence was the #1 EDA company by a long way, in round figures making about $400M in revenue each quarter and dropping $100M to the bottom line. Cadence opened up LEF/DEF and created the Connections Program as a result.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Introducing Open Access: SoC design for everyone
- Benchmarking Cadence Tools on Arm-based Servers in the Cloud
- Low-Power IC Design: What Is Required for Verification and Debug?
- Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
Latest Blogs
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- Why Hardware Security Is Just as Critical as Software Security in Modern Systems
- How Arasan’s SoundWire PHY Can Elevate Your Next Audio SoC
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors