Cadence Ports LPDDR4/DDR4 Combo PHY to TSMC 28HPC to Serve Rapid Adoption in Consumer Products
Rapid consumer product revolution continues to be enabled by semiconductor technology innovation. Driven by Moore’s Law, memory capacity increases, memory access rates, and single chip integration leads to new capabilities, merging of functionality, and increased battery life. Consumer products are fast followers of leading edge electronics such as smart phones and networking infrastructure. We consumers are cost-sensitive, so we wait for these capabilities to cross our personal price thresholds.
Cadence has completed a tapeout and customer delivery of our leading edge LPDDR4/DDR4 memory interface IP, ported to the TSMC 28HPC process. Originally announced at Memcon 2014, and developed for TSMC 16FF+, this IP has been selected by multiple customers for their mobile applications.
Related Semiconductor IP
- PCIe Gen5/CXL combo PHY, x2-lane, RC/EP, TSMC 12FFC, N/S orientation
- DDR4/3 Combo PHY & Controller
- DDR3/3L/2 Combo PHY & Controller
- DDR4/3/2 Combo PHY & Controller
- DDR5/4 Combo PHY & Controller
Related Blogs
- DDR/LPDDR 4/3 Combo PHY in TSMC 28HPC Silicon Proven at 2400 Mbps
- HiSilicon collaborates with Cadence on DDR4 PHY IP for TSMC 16FF
- See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+
- How to Verify Complex PIPE Interface Based PHY Designs?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?