HiSilicon collaborates with Cadence on DDR4 PHY IP for TSMC 16FF
February 3, 2015
High-performance and high-speed memory design characterized by low-power operation are requirements for today’s leading edge electronics. Cadence is a leader in providing advanced process node, low-power memory IP. Recent news with Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) and HiSilicon Technologies Co. Ltd highlights our collaboration to meet the needs of industry leaders in this area. This is the first customer to license the Cadence® Denali® DDR4 PHY IP, implemented on the TSMC 16nm FinFET process.
Related Semiconductor IP
- DDR4 PHY
- DDR4 PHY - TSMC N7
- DDR4 PHY - GLOBALFOUNDRIES 12nm
- TSMC CLN40LPP 40nm DDR4 PHY - 2933Mbps
- TSMC CLN28HPCPLVT 28nm DDR4 PHY - 2933Mbps
Related Blogs
- Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms
- See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+
- Who needs DDR4 PHY running at 2667 Mbps?
- Cadence Ports LPDDR4/DDR4 Combo PHY to TSMC 28HPC to Serve Rapid Adoption in Consumer Products
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?