See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+
March 1, 2016
Did you miss DesignCon this year? If so, you also missed the demonstration of our PCIe 4.0 PHY silicon. You can read more about the demo here.
The IP is implemented in TSMC 16FF+, and is in use by several customers to enable the next generation green datacenter. The underlying SerDes operates from 1.25Gbps to 16Gbps, and was shown supporting the PCIe 4.0 protocol. You can read more about the IP here.
And you can watch a video of the demo here.
Related Semiconductor IP
Related Blogs
- HiSilicon collaborates with Cadence on DDR4 PHY IP for TSMC 16FF
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
- Flow Control Credit Updates in PCIe 6.1 ECN
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?