Arteris tackles tyranny of wires
October 27, 2015
Wires are the problem. The smaller they get the more resistance they have and the closer together they are the more they interfere with eachothers’ signals and the more transistors on the chip the more wires there have to be.
But the whole direction of scaling is to create more wires, thinner wires and wires which are closer together.
To read the full article, click here
Related Blogs
- The Importance of Ecosystem Cooperation for Interoperability
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Arteris vs Sonics battle...Let's talk NoC architecture
- Qualcomm Arteris deal: high cost of differentiation
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach