Arteris tackles tyranny of wires
October 27, 2015
Wires are the problem. The smaller they get the more resistance they have and the closer together they are the more they interfere with eachothers’ signals and the more transistors on the chip the more wires there have to be.
But the whole direction of scaling is to create more wires, thinner wires and wires which are closer together.
To read the full article, click here
Related Blogs
- The Importance of Ecosystem Cooperation for Interoperability
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Efficiency Defines The Future Of Data Movement
- Arteris vs Sonics battle...Let's talk NoC architecture
Latest Blogs
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs