AMBA System Monitor, Scoreboarding and Beyond
In my previous blog post, How do you Verify the AMBA System Level Environment? we discussed how to enable SOC verification engineers to create highly configurable AMBA fabric.
The system environment should provide place-holders for hooking the DUT with any of the quintessential AMBA VIP components such as AXI3/4/ACE, AHB or APB. With the use of the AMBA System environment, we can configure it to instantiate as many number of AXI/AHB/APB VIP as needed with minimal additional code.
To verify the interconnect fabrics that connect IP blocks and subsystems within an SoC, it is necessary to check the correctness and completeness of data as it passes through the interconnect. This is what the AMBA System monitor does for us. It also ensures that a transaction is routed correctly to its appropriate slave.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- AMBA based Subsystems: What does it take to verify them? - The AMBA System Level Environment
- How do you Verify the AMBA System Level Environment?
- Samsung Foundry and Synopsys Accelerate Multi-Die System Design
- Neoverse S3 System IP: A Foundation for Confidential Compute and Multi-chiplet Infrastructure SoCs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?