Trillions of Cycles per Day: How SiFive Boosts IP and Software Validation with Synopsys HAPS Prototyping System
In today’s landscape of generative AI, IoT, and more, the demand for advanced RISC-V core IP is rapidly escalating. As technology becomes increasingly software-driven, the industry has shifted from developing hardware first and software second to a new paradigm where applications, particularly large language models in AI, are driving the architectural development. This shift has positioned RISC-V at the forefront due to its highly configurable instruction set architecture (ISA).
This flexibility is crucial as it allows developers to tailor the instruction set to specific software needs, optimizing execution, power consumption, and throughput. A robust ecosystem of semiconductor companies, including Synopsys and SiFive, is developing RISC-V IP cores to meet the increased demand. This ecosystem offers a range of products that enable customers to create their own RISC-V implementations, customizing the instruction set to achieve optimal performance for their specific applications. The ability to fine-tune and adapt RISC-V cores provides significant advantages in various market segments.
While AI is a major driver for RISC-V adoption, its applications extend to include general purpose processors for many different kinds of products all the way to 64-bit processors. The general-purpose processor market is highly competitive, with RISC-V IP providers going head-to-head with established players. This competition drives innovation and offers customers more choices in processor IPs, ultimately benefiting the industry as a whole.
Enter SiFive’s broad portfolio of RISC-V core IPs, from simple embedded microcontrollers all the way to high-end 64-bit application processor cores. Read on to learn more about SiFive’s portfolio, Synopsys’ HAPs prototypes, and how together they are enabling one trillion verification cycles per day.
To read the full article, click here
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related Blogs
- Leveraging a Unified Emulation and Prototyping System to Address Verification Requirements Across the Chip Development Cycle
- Samsung Foundry and Synopsys Accelerate Multi-Die System Design
- Avoiding Multi-Die System Re-spins with New Early Architecture Exploration Technology
- How Virtual Sensors Streamline Complex System Development
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA