Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
For Mentium Technologies, AI at the edge extends into deep space, as its AI co-processors are designed for mission-critical applications. The Santa Barbara, California-based company’s engineers have designed its hardware to deliver cloud-quality inference at ultra-low power for space, robotics, and security applications.
Designing such complex chips on an aggressive schedule can be challenging from a resource standpoint. Mentium’s mission-critical designs would also benefit from faster iterations for extensive verification and robust quality. The team turned to cloud-based chip design and verification technologies as a solution; however, license constraints prevented them from tapping into the advantages of the cloud for peak EDA workloads. That is, until the Mentium team found its true answer in the Synopsys Cloud Software-as-a-Service (SaaS) solution.
Synopsys Cloud provides cloud-native EDA tools and pre-optimized hardware platforms to support chip design from end to end. The SaaS deployment provides access to all essential EDA software, hardware, IP and scheduling via a browser window. The Synopsys Cloud FlexEDA business model comes with two licensing options. The pay-per-use (PPU) option is a usage-based licensing approach offering by-the-minute pricing for EDA tools, while a cloud subscription license (CSL) option is term-based and requires upfront payment. Both PPU and CSL options use cloud credits. Synopsys Cloud can also be deployed through a Bring-Your-Own-Cloud (BYOC) model.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud
- NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation
- Reducing Manual Effort and Achieving Better Chip Verification Coverage with AI and Formal Techniques
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power