Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
For Mentium Technologies, AI at the edge extends into deep space, as its AI co-processors are designed for mission-critical applications. The Santa Barbara, California-based company’s engineers have designed its hardware to deliver cloud-quality inference at ultra-low power for space, robotics, and security applications.
Designing such complex chips on an aggressive schedule can be challenging from a resource standpoint. Mentium’s mission-critical designs would also benefit from faster iterations for extensive verification and robust quality. The team turned to cloud-based chip design and verification technologies as a solution; however, license constraints prevented them from tapping into the advantages of the cloud for peak EDA workloads. That is, until the Mentium team found its true answer in the Synopsys Cloud Software-as-a-Service (SaaS) solution.
Synopsys Cloud provides cloud-native EDA tools and pre-optimized hardware platforms to support chip design from end to end. The SaaS deployment provides access to all essential EDA software, hardware, IP and scheduling via a browser window. The Synopsys Cloud FlexEDA business model comes with two licensing options. The pay-per-use (PPU) option is a usage-based licensing approach offering by-the-minute pricing for EDA tools, while a cloud subscription license (CSL) option is term-based and requires upfront payment. Both PPU and CSL options use cloud credits. Synopsys Cloud can also be deployed through a Bring-Your-Own-Cloud (BYOC) model.
To read the full article, click here
Related Semiconductor IP
- Network-on-Chip (NoC)
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- DVB-S2 Demodulator
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
Related Blogs
- TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud
- Reducing Manual Effort and Achieving Better Chip Verification Coverage with AI and Formal Techniques
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP