Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
For Mentium Technologies, AI at the edge extends into deep space, as its AI co-processors are designed for mission-critical applications. The Santa Barbara, California-based company’s engineers have designed its hardware to deliver cloud-quality inference at ultra-low power for space, robotics, and security applications.
Designing such complex chips on an aggressive schedule can be challenging from a resource standpoint. Mentium’s mission-critical designs would also benefit from faster iterations for extensive verification and robust quality. The team turned to cloud-based chip design and verification technologies as a solution; however, license constraints prevented them from tapping into the advantages of the cloud for peak EDA workloads. That is, until the Mentium team found its true answer in the Synopsys Cloud Software-as-a-Service (SaaS) solution.
Synopsys Cloud provides cloud-native EDA tools and pre-optimized hardware platforms to support chip design from end to end. The SaaS deployment provides access to all essential EDA software, hardware, IP and scheduling via a browser window. The Synopsys Cloud FlexEDA business model comes with two licensing options. The pay-per-use (PPU) option is a usage-based licensing approach offering by-the-minute pricing for EDA tools, while a cloud subscription license (CSL) option is term-based and requires upfront payment. Both PPU and CSL options use cloud credits. Synopsys Cloud can also be deployed through a Bring-Your-Own-Cloud (BYOC) model.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud
- NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- Reducing Manual Effort and Achieving Better Chip Verification Coverage with AI and Formal Techniques
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?