IP for TSMC

Welcome to the ultimate IP for TSMC hub! Explore our vast directory of IP for TSMC
All offers in IP for TSMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 512 IP for TSMC from 43 vendors (1 - 10)
Filter:
  • 28nm
  • 32Gbps, 31 order, Pseudo Random Bit Sequence Generator / Checker
    • This unit generates and checks Pseudo Random Bit Sequence (PRBS) of 31 order, up to 32Gbps. Error count is accurate: no double counts or omissions regardless of error sequence or frequency of occurrence.
    • Can be used as Generator, Checker or both. No inductors are used minimizing area and EM interference. Simple control interface, with low frequency asynchronous signals only.
    Block Diagram -- 32Gbps, 31 order, Pseudo Random Bit Sequence Generator / Checker
  • 32Gbps, 7/15/31 order, Pseudo Random Bit Sequence Generator/Checker
    • PRBS order: 7, 15 or 31 based on formulas: X1=X6^X7; X1=X14^X15; X1=X28^X31
    • Full bit rate at input and output up to 32Gbps
    • Generator, Checker and Counter functions
    • Accurate error count: no omissions or double counts
    • Full rate CMOS differential input data, centered with half-rate CMOS differential clock
    • Full rate CMOS differential output data, aligned with half-rate CMOS differential clock
    Block Diagram -- 32Gbps, 7/15/31 order, Pseudo Random Bit Sequence Generator/Checker
  • Fast Inline Cipher Engine, AES-XTS/GCM, SM4-XTS/GCM, DPA
    • One input word per clock without any backpressure
    • Design can switch stream, algorithm, mode, key and/or direction every clock cycle
    • GCM: throughput is solely determined by the data width, data alignment and clock frequency
    • XTS: block processing rate may be limited by the number of configured tweak encryption & CTS cores; a configuration allowing 1 block/clock is available
    Block Diagram -- Fast Inline Cipher Engine, AES-XTS/GCM, SM4-XTS/GCM, DPA
  • Ultra-Low-Power Temperature/Voltage Monitor in 28nm CMOS
    • The ODT-TVM-ULP-001C-28 is an ultra-low power temperature and voltage monitor designed in a 28nm standard CMOS process.
    • This IP operates over the entire temperature range of -40°C to 150°C.
    • The temperature monitor achieves ±4C temperature accuracy without trim and ±1C temperature accuracy after a single room temperature trim.
    Block Diagram -- Ultra-Low-Power Temperature/Voltage Monitor in 28nm CMOS
  • 6-bit, 1 GSPS High Performance AFE in 28nm CMOS
    • The ODT-AFE-6B1G-28HPCPT is a highperformance I/Q ADC and I/Q DAC designed in a 28nm CMOS process.
    • The 6-bit, 1.056GSPS I/Q ADC supports input signals up to 400 MHz and features a differential full-scale range of 0.6Vpp and excellent static and dynamic performance.
    • The ADC architecture is optimized to maximize performance while minimizing power and area consumption.
    Block Diagram -- 6-bit, 1 GSPS High Performance AFE in 28nm CMOS
  • Ultra-Low-Power Temperature/Voltage Monitor in GF 22FDX
    • The ODT-TVM-ULP-001C-GF22FDX is an ultra-low power temperature and voltage monitor designed in a 22nm process.
    • This IP operates over the entire temperature range of -40°C to 150°C.
    • The temperature monitor (TM) achieves ±4°C temperature accuracy without trim and ±1°C temperature accuracy after a single room temperature trim.
    Block Diagram -- Ultra-Low-Power Temperature/Voltage Monitor in GF 22FDX
  • 6-bit, 1 GSPS High Performance ADC in 28nm CMOS
    • The ODT-ADS-6B1G-28HPCT is a low-power, high-performance time-interleaved ADC designed in a 28nm CMOS process.
    • This 6-bit, 1GSPS ADC supports input signals up to 400 MHz and features a differential fullscale range of 0.6Vpp with excellent static and dynamic performance.
    Block Diagram -- 6-bit, 1 GSPS High Performance ADC in 28nm CMOS
  • 6-bit, 400 MSPS High Performance ADC in 28nm CMOS
    • The ODT-ADS-6B400M-2HPCT8 is a low power, high-performance SAR ADC designed in a 28nm CMOS process.
    • This 6-bit, 400MSPS ADC supports input signals up to 200 MHz and features a differential full-scale range of 0.6Vpp with excellent static and dynamic performance.
    Block Diagram -- 6-bit, 400 MSPS High Performance ADC in 28nm CMOS
  • Current Steering 6-bit RF DAC on TSMC, 28nm
    • 6-bit resolution
    • 1GSPS update rate.
    • Differential 5mA current (sink) output
    • Functional from -40°C to 125°C
    Block Diagram -- Current Steering 6-bit RF DAC on TSMC, 28nm
  • PVT Sensor Subsystem
    • Start-up time: Typ 20us 
    • Current consumption: Max 25uA 
    • Industry standard digital interface 
    • Fully integrated macro 
    • Standard AMBA APB interface
    Block Diagram -- PVT Sensor Subsystem
×
Semiconductor IP