Post-Quantum Cryptography (PQC) IP core
Post-Quantum Cryptography (PQC) IP cores are hardware-based solutions designed to protect semiconductor devices and SoCs against threats from quantum computers. With the rapid advancement of quantum computing, traditional encryption methods like RSA and ECC may become vulnerable. PQC IP provides quantum-resistant cryptography, ensuring that sensitive data remains secure both today and in the future.
Integrating a PQC IP core allows chip designers and semiconductor companies to future-proof their products, meeting the growing demand for secure and compliant embedded systems.
What Is a Post-Quantum Cryptography IP Core?
A Post-Quantum Cryptography IP core is a pre-designed, pre-verified hardware block that implements quantum-resistant encryption algorithms. These algorithms are specifically engineered to withstand attacks from quantum computers while maintaining high performance, low latency, and low power consumption.
Common features of PQC IP cores include:
- Quantum-Resistant Encryption Algorithms: Lattice-based, hash-based, code-based, and multivariate cryptography.
- Secure Key Generation and Management: Hardware-based generation and storage of cryptographic keys.
- Authentication and Digital Signatures: Ensures integrity and non-repudiation for sensitive communications.
- Low-Power and High-Performance Implementation: Optimized for embedded systems, SoCs, and IoT devices.
PQC IP cores are fully verified for hardware integration, making them reliable for secure SoC and ASIC designs.
Related Articles
-
eFPGA – Hidden Engine of Tomorrow’s High-Frequency Trading Systems
-
Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
-
How to design secure SoCs Part IV: Runtime Integrity Protection
-
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
-
How to design secure SoCs, Part III: Secure Boot
Related Products
-
Highly-optimized PQC implementations, capable of running PQC in under 15kb RAM
-
Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
-
Agile PQC Public Key Accelerator
-
xQlave® PQC ML-DSA (Dilithium)
-
Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
- Highly-optimized PQC implementations, capable of running PQC in under 15kb RAM
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Agile PQC Public Key Accelerator
- xQlave® PQC ML-DSA (Dilithium)
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
See all 25 related products in the Catalog
Related News
-
EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
-
PUFsecurity, a subsidiary of eMemory, Achieves NIST CAVP Certification for PQC Algorithms, Launches PUFpqc Architecture for Quantum-Resilient SoCs
-
Post-Quantum Cryptography Coalition Unveils PQC Migration Roadmap
-
PQSecure Partners with Menta to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
-
Cryptomathic and PQShield form strategic alliance to offer PQC solutions for code signing and data protection in compliance with latest NIST and CNSA recommendations
The Pulse
- CAST CAN IP内核客户突破200家
- SmartDV宣布其MIPI® SoundWire® I3S℠ 1.0 IP产品组合已向多家客户提供授权
- Perceptia 更新基于格芯(GlobalFoundries)22FDX工艺平台的 pPLL03 设计套件
- 〈M31法說〉先進製程與權利金雙引擎 2025全年營收維持20%成長目標
- Altera采用Arteris赋能云到边缘应用的智能计算
- 熵碼科技PUFrt技術助力Silicon Labs第三代無線SoC在全球率先通過 PSA Certified Level 4 認證
- SmartDV以领先的半导体设计IP与验证解决方案持续深耕亚洲市场
- Arteris与阿里巴巴达摩院深化合作,加速高性能RISC-V SoC设计
- Perceptia 基于格芯22FDX工艺的 pPLL08W初期性能测试报告正式发布
- 聯電推出55奈米BCD平台 提升行動裝置、消費性電子與汽車應用的電源效率
- ChipAgents完成超额认购的2100万美元A轮融资,致力于以全新方式重塑芯片设计中的人工智能应用
- GUC日本横滨新办公室盛大启用 持续深化在日布局与客户合作
- Quintauris 與晶心科技攜手合作,擴展 RISC-V 生態系統
- 积极拥抱RISC-V+AI,国芯科技高性能汽车智能域控 AI MCU芯片完成设计进入流片试制阶段
- 晶心科技與 Arculus System 攜手合作將 iPROfiler™ 整合進 AndeSysC 擴展虛擬平台支援助攻 RISC-V SoC 設計