Virtual prototyping speeds mixed-signal IC design
(08/21/2006 9:00 AM EDT), EE Times
Current design trends for high performance systems-on-chip (SoCs) are prompting designers to adopt more and more analog/mixed signal (AMS) contents in the overall design. Unlike digital designs that are quantized in the time and amplitude domains, AMS designs are more complex because performance, noise and other factors need to be controlled continuously in time and amplitude domain with very strict tolerances.
While the cost and performance benefits of SoCs are well known, in reality the complexity of design and verification of AMS ICs are making cutting-edge designs very time consuming and error prone, hence cost ineffective. The problem is further exacerbated by the lack of skilled AMS designers and adequate EDA tools.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- xSPI + eMMC Combo PHY IP
- NavIC LDPC Decoder
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
Related White Papers
- Analog & Mixed Signal IC Debug: A high precision ADC application
- Mixed-level modeling allows IC virtual prototypes
- Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models
- RTL Prototyping Brings Hardware Speeds to Functional Verification
Latest White Papers
- A new era of chip-level DRC debug: Fast, scalable and AI-driven
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- Ultra Ethernet's Design Principles and Architectural Innovations
- Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
- ReGate: Enabling Power Gating in Neural Processing Units