How to Turbo Charge Your SoC's CPU(s)
By John Min, Arteris
EETimes (July 29, 2024)
It’s no surprise that the creators of system-on-chip (SoC) devices wish to squeeze the maximum performance out of their systems. One way to do this is to use the highest-performing intellectual property (IP) cores available, including Central Processing Unit (CPU) cores. However, using the latest and greatest high-end CPU cores comes at a cost, which can be 5X to 10X more than a mid-range core.
SoC architects need to consider many design tradeoffs based on the target market and application. For every “money is no object” design, there are a thousand “we want the best we can get for the lowest possible price” embedded system projects.
Design teams using lower-cost, lower-performance processor cores must maximize efficiency. Often, they fail to take advantage of a simple solution that can turbo charge their SoC’s CPU(s) by up to 32%.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- How to reuse your IIoT technology investments - now
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- How to manage changing IP in an evolving SoC design
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events