How to Turbo Charge Your SoC's CPU(s)
By John Min, Arteris
EETimes (July 29, 2024)
It’s no surprise that the creators of system-on-chip (SoC) devices wish to squeeze the maximum performance out of their systems. One way to do this is to use the highest-performing intellectual property (IP) cores available, including Central Processing Unit (CPU) cores. However, using the latest and greatest high-end CPU cores comes at a cost, which can be 5X to 10X more than a mid-range core.
SoC architects need to consider many design tradeoffs based on the target market and application. For every “money is no object” design, there are a thousand “we want the best we can get for the lowest possible price” embedded system projects.
Design teams using lower-cost, lower-performance processor cores must maximize efficiency. Often, they fail to take advantage of a simple solution that can turbo charge their SoC’s CPU(s) by up to 32%.
To read the full article, click here
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
Related White Papers
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- How to reuse your IIoT technology investments - now
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- How to manage changing IP in an evolving SoC design
Latest White Papers
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference