How to Turbo Charge Your SoC's CPU(s)
By John Min, Arteris
EETimes (July 29, 2024)
It’s no surprise that the creators of system-on-chip (SoC) devices wish to squeeze the maximum performance out of their systems. One way to do this is to use the highest-performing intellectual property (IP) cores available, including Central Processing Unit (CPU) cores. However, using the latest and greatest high-end CPU cores comes at a cost, which can be 5X to 10X more than a mid-range core.
SoC architects need to consider many design tradeoffs based on the target market and application. For every “money is no object” design, there are a thousand “we want the best we can get for the lowest possible price” embedded system projects.
Design teams using lower-cost, lower-performance processor cores must maximize efficiency. Often, they fail to take advantage of a simple solution that can turbo charge their SoC’s CPU(s) by up to 32%.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- How to reuse your IIoT technology investments - now
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- How to manage changing IP in an evolving SoC design
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS