Data acquisition systems and SoCs - A guide
Asha Ganesan, Cypress
EDN (August 26, 2013)
Data acquisition systems (abbreviated with the acronym DAS or DAQ) measure real world signals (temperature, pressure, humidity etc.) by performing appropriate signal conditioning on a raw signal (amplification, level shifting, etc.), and then digitizing and storing these signals. This digital signals can then be transmit to another digital system for further processing, usually on a periodic basis.
Examples of data acquisition systems include such applications as weather monitoring, recording a seismograph, pressure, temperature and wind strength and direction. This information is fed to computers, which then predict natural events like rain and calamities like earthquakes and destructive winds. An example of a DAS in the medical field is a patient monitoring system that tracks signals like an ECG (Electro-cardiogram) or EEG (Electro-encephalogram).
A typical DAS consists of the following components:
- Sensors that convert real world phenomenon to equivalent electrical analog signals
- Signal conditioning circuitry that alters signals from the sensor to a form, which can be digitized
- Analog to digital converters that convert conditioned analog signals to a digital representation
- Store and forward memory, which is used to store digital signal streams for forwarding to another system at a later time
- A communication interface over which the digital streams are transferred to the other system
- A microprocessor system or a microcontroller to sequence and control all of the other components.
Figure 1 shows a block diagram of a basic data acquisition system. The details of these internal blocks are explained in the next section.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- 10-bit SAR ADC - XFAB XT018
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
Related Articles
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- How to design secure SoCs, Part V: Data Protection and Encryption
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor