Automating IP Handling in a Multi-Source World
Joe Mallett, Synopsys
EETimes (4/7/2015 09:00 AM EDT)
Companies designing new FPGA-based products are subject to ongoing market pressure to do more with less and achieve higher returns. The result is engineering teams having to deliver more with fewer resources, reduced design tool budgets, and shortened time-lines to get new products to market. This has led companies designing complex FPGAs to move increasingly toward licensing IP cores for the majority of the building blocks comprising their designs instead of building their own custom versions in-house. Selecting the right IP cores is the fundamental challenge of this developing paradigm, and the process of evaluating and presenting it is as important to the purchaser as it is to the developer.
There are many sources of IP cores -- third-party, FPGA vendors, and internally developed -- and being able to import and synthesize these cores is a key requirement.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Software IP Protection in a Complicated World
- Formal Property Checking for IP - A Case Study
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events