RISC-V Design Innovations with Custom Extensions
Andes and Synopsys present a ‘software first’ design flow using virtual platforms/prototypes allows RISC-V developers to explore new hardware configuration options with application SW workloads and full OS support.
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
Related Videos
- How to design robust SoC with ESD and power management IP
- Architecture Exploration of SoC with Arm IP using VisualSim Architect
- Secure RISC-V Processor for Root of Trust
- LLM Inference on RISC-V Embedded CPUs
Latest Videos
- High Performance RISC-V is here!
- European high-performance energy-efficient processors for supercomputing, AI and data centres - Status and Roadmap
- Is LLM Useful for Automotive Applications?
- BrainChip Expands IP Business Model with AKD1500 Production to Accelerate Edge AI Deployment
- UCIe™ Chiplet IP on TSMC 3DFabric® Platform