RISC-V Design Innovations with Custom Extensions
Andes and Synopsys present a ‘software first’ design flow using virtual platforms/prototypes allows RISC-V developers to explore new hardware configuration options with application SW workloads and full OS support.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related Videos
- How to design robust SoC with ESD and power management IP
- Architecture Exploration of SoC with Arm IP using VisualSim Architect
- Secure RISC-V Processor for Root of Trust
- LLM Inference on RISC-V Embedded CPUs