Revolutionising semiconductor design
Andy Nightingale, Vice President Product Management & Marketing at Arteris, discusses exciting developments at the company: the launch of FlexGen, smart network-on-chip IP accelerating chip design by up to 10x, enhancing engineering efficiency by 3x and with AI-driven heuristics reducing wire length by up to 30% the immediate availability of the latest generation of Magillem Registers technology for SoC integration automation, featuring significant advancements to performance, capacity, standards support, and usability and the news that Nextchip has licensed Arteris’ FlexNoC 5 interconnect IP with Functional Safety for its EFREET1 project for automotive vision.
Brought to you by Silicon Semiconductor
Related Semiconductor IP
- Smart Network-on-Chip (NoC) IP
- Network-on-Chip (NoC)
- NoC Verification IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
Related Videos
- How to design robust SoC with ESD and power management IP
- RISC-V Design Innovations with Custom Extensions
- Architecture Exploration of SoC with Arm IP using VisualSim Architect
- SoC Clocking Architectures – Design and Implementation
Latest Videos
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs