Architecture Exploration of SoC with Arm IP using VisualSim Architect
Learn to explore semiconductor architectures with VisualSim Architect—the exclusive public provider of architecture models for ARM v8/v9 processors and other ARM IPs including Corelink-Cyprus, AMBA AXI/CHI, GPU, DMA, DSU, and additional critical IP blocks. This webinar is designed for engineers and architects aiming to master advanced performance and power analysis techniques for both monolithic and chiplet-based SoCs, with a special emphasis on supporting ARM CHI and C2C interconnects.
What to Expect:
- In-Depth Modeling Techniques: Explore detailed architecture models for ARM v8/v9 processors and IP blocks such as Corelink-Cyprus, AMBA, GPUs, and more.
- Performance Debugging: Learn to measure latency, throughput, hit-ratio, and coherence behavior.
- Power Optimization: Discover strategies to reduce peak power consumption and resolve performance issues.
- Interactive Q&A Session: Get your technical questions answered by industry experts.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related Videos
- How to design robust SoC with ESD and power management IP
- RISC-V at NVIDIA: One Architecture, Dozens of Applications, Billions of Processors
- Arm: From Cloud-to-Car Architecture
- SoC Clocking Architectures – Design and Implementation
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!