Cadence Introduces Industry's First Family of MIPI Standard-Compliant OVM Multi-Language Verification IP
SAN JOSE, Calif. -- Dec 4, 2008
-- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today introduced six additional verification IP (VIP) to its Incisive® VIP portfolio, each designed to speed verification of designs based on the emerging Mobile Industry Processor Interface (MIPISM) standard. This unique family of VIPâfor Camera Serial Interface, Display Serial Interface, UniProSM, SLIMbusSM, DigRFSM v4 and the MIPI physical layerâenables Cadence customers to swiftly and confidently verify that designs with MIPI content will work as intended and in compliance with the MIPI specification.
The introduction of the MIPI VIP family is the latest in a series of new VIP introduced by Cadence to provide customers with an extensive offering of Open Verification Methodology (OVM) VIP and unique verification and compliance automation. All Cadence MIPI VIP are OVM compliant and feature a metric-driven approach that ensures compliance to the MIPI protocol specifications. These capabilities provide customers with improved predictability to reduce schedule risks, increased productivity through reuse and automation, and high product quality from pre-packaged advanced verification and compliance capabilities.
"The fast adoption rate weâre seeing for the MIPI standard reflects the significant growth of the mobile market, and Cadence is taking the lead in quickly providing the verification IP necessary to enable this adoption," said Dave Tokic, director of VIP/IP solution and product marketing at Cadence. "Our customers are telling us that our MIPI OVM VIP has allowed them to meet their quality and challenging time-to-market goals and provides confidence that they are meeting the new MIPI standards."
Cadence has long been involved with MIPI and is a contributing member of the MIPI Alliance, a collaboration of mobile industry leaders with the objective of defining and promoting open standards for interfaces to mobile application processors.
"The availability of advanced verification IP will help all MIPI adopters more easily implement our standard," said Joel Huloux, chair of the MIPI Alliance. "We are pleased with Cadenceâs participation in the Working Groups, and feel that their collaborative approach to the development of this verification IP has strengthened the MIPI specifications."
In addition to offering tremendous breadth in OVM testbench VIP, Cadence provides a comprehensive set of VIP classes applicable to block, module, chip and system-level verification. This includes assertionâbased and transaction-based acceleration and emulation rate SpeedBridge® adapter products.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- MIPI SWI3S Manager Core IP
- MIPI I3C Target Device
- MIPI CSI-2 IP
Related News
- Cadence Expands Enterprise Verification IP Portfolio by 5X to Provide Industry's Broadest OVM Multi-Language Offering
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- Arasan Announces the industries first MIPI SWI3S Manager IP and Peripheral Controller IP
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development