Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
TEL AVIV, Israel and BENGALURU, India, Nov. 17, 2022 -- Truechip, the Verification IP Specialist, announced that it has shipped MIPI A-PHY Verification IP to its customers. This addition of MIPI A-PHY strengthens the MIPI Verification portfolio of Truechip along with other protocols such as I3C, DSI, CSI, C-PHY, D-PHY, M-PHY , UNIPRO .
Speaking on the occasion, Nitin Kishore, CEO, Truechip said, "MIPI A-PHY is a distinguished protocol specifically designed for automotive applications and will be used for Advanced Driver Assistance Systems (ADAS), Autonomous Driving Systems (ADS), In-Vehicle Infotainment (IVI) and other peripheral-sensor applications. It eases the integration of lidar, radar, cameras, displays and other surround sensors applications. MIPI A-PHY also provides high performance (32Gbps), higher immunity (to demanding automotive conditions) and ultra-low packet error rate along with longer in-car connectivity range."
Mr. Kishore further added, "It gives me pleasure to mention that with shipment of A-PHY Verification IP, Truechip is playing a significant role in the development of Automotive protocols and it has made us the preferred VIP partner for design companies looking for next-gen solutions that can boost their growth and transformation journeys, enabling invention, greater agility, time to market and heightened customer experience."
MIPI A-PHY distinguished Features:
- Supports CSI2, DSI2 and I3C Native Protocol with all C-Port, D-Port and Q-Port.
- Supports Downlink, Reverse Downlink, Uplink communication and Normative downlink/ Reverse downlink- 5 Gears, Normative optional- 3 Gears, Normative Uplink- 2 Gears and support for both Profile 1 and Profile 2.
- Supports all modes of operation, Highly Asymmetric mode, Asymmetric mode, Symmetric mode, Q-Fallback Highly Asymmetric mode.
- Supports PAM, NRZ-8b/10b and PAM-8b/10b modulation schemes.
Speaking on the occasion, Saurabh Agarwal, Head-Marketing & Sales at Truechip, said, "Verification IPs are more critical than ever in the chip design ecosystem. Our early assessment of this criticality is that the company has put its technology, applications, efforts and resources together in a way that will serve its customer base well in a wide swath of design and verification environments, offering continuous agility for transformation into the future."
For more information on MIPI A-PHY and any other VIPs, visit the company website or click here.
About Truechip:
Truechip is a leading provider of Verification IPs, NOC Silicon IP, GUI based automation products and chip design services, which aid to accelerate IP/ SOC design thus lowering the cost and the risks associated with the development of ASIC, FPGA and SOC. Truechip provides Verification IP solutions for RISC V-based chips, Networking, Automotive, Microcontroller, Mobile, Storage, Data Centers, AI domains for all known protocols along with custom VIP development. The company has global footprints and coverage across North America, Europe, Israel, Taiwan, South Korea, Japan, Vietnam and India. Truechip offers Industry's first 24 x 7 technical support.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- MIPI Alliance Releases A-PHY SerDes Interface for Automotive
- SmartDV Delivers First-to-Market MIPI A-PHY v1.0 Verification IP
- Valens Announces Successful Tapeout of First MIPI A-PHY Compliant Chipsets for Long-Reach, Ultra-High-Speed Automotive Connectivity
- IEEE Adopts MIPI A-PHY, First Industry-Standard, Long-Reach SerDes Physical Layer Interface for Automotive Applications
Latest News
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
- Presto Engineering Tapes Out 2 Macro IPs with X-FAB for Low-Power and High-Precision Sensing Applications
- Zero ASIC releases Wildebeest, the world’s highest performance FPGA synthesis tool
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge