Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
Harry Luan, Kilopass’ chief technology officer and vice president of R&D, has been a key member of the Kilopass team since its inception in 2002. He is an expert in CMOS/non-volatile memory (NVM) device physics, modeling, optimization and characterization for technology development, yield enhancement and failure analysis.
Writing in the Journal of VLSI Signal Processing Systems, authors Yen-Kuang Chen and S. Y. Kung, in their article, “Trend and Challenge on System-on-a-Chip Designs,” made the following observation. “By using existing and high-performance IP, SoC designers not only can save time and resources, but also can create a mind-blowing solution that users want… Furthermore, to sell silicon in today’s business environment, semiconductor companies must minimize risk and shorten time-to-market for their customers.”
According to Harry, as process geometries continue to shrink to 28-nm now and 20-nm and below coming soon, system-on-chip (SoC) designs are increasing in size. This is creating increased demand for intellectual property (IP), especially since memory can comprise more than 50 percent of anSoC’s silicon area. Harry’s looked closely at the challenges facing SoC designers and how IP vendors are helping to overcome some of them.
To read the full article, click here
Related Semiconductor IP
- NVM OTP in Huali (40nm, 28nm)
- NVM OTP in Tower (180nm, 110nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- NVM MTP in Samsung (130nm)
- NVM MTP in GF (180nm, 55nm)
Related News
- Kilopass Executive Harry Luan is Promoted to CTO
- The CTO interview: with Ivo Bolsens of Xilinx
- CEO interview: Walter Goodwin, Fractile
- No new CTO for ARC, more emphasis on software
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing