CXL Adds Port Bundling to Quench AI Thirst
By Gary Hilson, EETimes | December 4, 2025
The evolution of the CXL protocol is being driven by the ever-increasing demands of AI—the latest update includes new features that satisfy memory-hungry GPUs.
CXL 4.0, released by the CXL Consortium, doubles bandwidth from 64GT/s to 128GT/s with no added latency to enable rapid data movement between CXL devices. In a briefing with EE Times, Anil Godbole, the consortium’s marketing working group chair, said the evolution of the specification reflects the move toward more memory intensive applications, heterogenous computing and disaggregation of memory from compute.
To read the full article, click here
Related Semiconductor IP
- VIP for Compute Express Link (CXL)
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 4.0/3.2/3/2 Verification IP
Related News
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- ARM Appoints Anil Gupta as Managing Director, India Operations
- Alvand Technologies announces availability of next-generation Compact Video DAC in 40 nm
- INSIDE Secure Introduces Open NFC Stack for Google Android 4.0
Latest News
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
- SmartDV and Mirabilis Design Announce Strategic Collaboration for System-Level Modeling of SmartDV IP