DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
May 9, 2007 -- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage:
- Denser than dense is what everyone in the semiconductor industry is looking for!
- Every mm2 saved in return saves a ggod number of cents.
Its key “two-in-one” patent enables “tROMet Phoenix” to achieve challenging density, while equally offering ultra low leakage.
Typically, the silicon area of a 6-Mbit instance in 65 nm will decrease as far as 0.63 mm2 with only 1.2 uA leakage current, and the same 6-Mbit instance in 90 nm will be as low as 0.95 mm2 with only 1.8 uA leakage current.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/65/ragtime_65_rom.html
Related Semiconductor IP
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Do not miss the Green Thursday offering for ultra Low-Power SoCs at 55 nm
- Shanghai Zhaoxin Semiconductor Co., Ltd. licenses Dolphin Integration ultra dense audio DAC for its next generation of Set Top Box
Latest News
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance
- Arteris Network-on-Chip Technology Achieves Deployment Milestone of 4 Billion Chips and Chiplets
- RISC-V Pivots from Academia to Industrial Heavyweight