DAC panelists call for IP reuse standards
(06/08/2007 12:54 PM EDT)
SAN DIEGO, Calif.
— A panel at the Design Automation Conference held here Thursday (June 7) tried to identify the data models that need to be provided for the exchange requirements of silicon intellectual property (IP). For the most part, panelists agreed on the need for standards for IP reuse, but were short on details about taking specific steps toward that goal.
Songjoo Yoo, senior research manager at Samsung's SoC R&D Center, said that "we need a standardized approach to the transfer of IP between provider and receiver as we prepare to design today's very complex SoCs at process technologies of 45 nm and below." Such an approach would enable all to increase design reusability, which will lead to reductions in development cost, said Yoo.
John Goodenough, director of design technology at ARM, said that complex SoCs require IP from multiple sources to be integrated. "Standards for IP interoperability, such as the AMBA or OCP interconnect interfaces, help this at an architectural level and reduce overall system re-verification efforts," he said.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- ESL panelists call for TLM standards
- Is design and reuse an impossible dream, ask panelists
- Audio Converter IP - Dolphin Integration exceed STB audio standards with 106 dB of SNR measured on PWM DAC qualifier
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack