DAC panelists call for IP reuse standards
Nicolas Mokhoff, EE Times
(06/08/2007 12:54 PM EDT)
SAN DIEGO, Calif. — A panel at the Design Automation Conference held here Thursday (June 7) tried to identify the data models that need to be provided for the exchange requirements of silicon intellectual property (IP). For the most part, panelists agreed on the need for standards for IP reuse, but were short on details about taking specific steps toward that goal.
Songjoo Yoo, senior research manager at Samsung's SoC R&D Center, said that "we need a standardized approach to the transfer of IP between provider and receiver as we prepare to design today's very complex SoCs at process technologies of 45 nm and below." Such an approach would enable all to increase design reusability, which will lead to reductions in development cost, said Yoo.
John Goodenough, director of design technology at ARM, said that complex SoCs require IP from multiple sources to be integrated. "Standards for IP interoperability, such as the AMBA or OCP interconnect interfaces, help this at an architectural level and reduce overall system re-verification efforts," he said.
(06/08/2007 12:54 PM EDT)
SAN DIEGO, Calif. — A panel at the Design Automation Conference held here Thursday (June 7) tried to identify the data models that need to be provided for the exchange requirements of silicon intellectual property (IP). For the most part, panelists agreed on the need for standards for IP reuse, but were short on details about taking specific steps toward that goal.
Songjoo Yoo, senior research manager at Samsung's SoC R&D Center, said that "we need a standardized approach to the transfer of IP between provider and receiver as we prepare to design today's very complex SoCs at process technologies of 45 nm and below." Such an approach would enable all to increase design reusability, which will lead to reductions in development cost, said Yoo.
John Goodenough, director of design technology at ARM, said that complex SoCs require IP from multiple sources to be integrated. "Standards for IP interoperability, such as the AMBA or OCP interconnect interfaces, help this at an architectural level and reduce overall system re-verification efforts," he said.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- ESL panelists call for TLM standards
- Is design and reuse an impossible dream, ask panelists
- Audio Converter IP - Dolphin Integration exceed STB audio standards with 106 dB of SNR measured on PWM DAC qualifier
Latest News
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data
- Ainekko Merges with Veevx, Expands Open Silicon Platform with Breakthrough Memory and Embedded AI Capabilities
- Credo Introduces Industry’s First 224G Multiprotocol AI Scale-Up Retimer Supporting UALink, ESUN and Ethernet
- AmberSemi Announces Silicon Tape-Out of PowerTile™ Vertical Power Solution for AI Data Centers