ESL panelists call for TLM standards
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- DAC panelists call for IP reuse standards
- ESL needs more work, panelists say
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- IP99: Panelists debate core values
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer