Is design and reuse an impossible dream, ask panelists
Anne-Francoise Pele, EE Times
(12/03/2009 4:03 PM EST)
GRENOBLE — A panel session at the IP-ESC 2009 Conference this week in Grenoble, France, examined IP design and reuse from a business and technology perspective and urged IP and SoC providers to reach compromises.
With the global economic downturn, SoC designers became aware that by outsourcing critical IP they could decrease design time and improve time-to-market. However, collaboration between the IP vendor and the customer must be established, especially if IP reuse is to be achieved. In his introductory talk at the panel session, Jack Browne, senior vice president of sales and marketing at Sonics, said he sees a clear disconnection between the IP and SoC providers and called for a change to manage expectations on both sides.
To read the full article, click here
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Deeptech Keysom completes a €4M fundraising and deploys the first "no-code" tool dedicated to the design of tailor-made processors
- Thalia adds analog and mixed-signal IP reuse to Siemens' Cre8Ventures Digital Twin Marketplace
- EnSilica - Design and Supply contract award for a controller ASIC for automotive and industrial markets
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing