Is design and reuse an impossible dream, ask panelists
Anne-Francoise Pele, EE Times
(12/03/2009 4:03 PM EST)
GRENOBLE — A panel session at the IP-ESC 2009 Conference this week in Grenoble, France, examined IP design and reuse from a business and technology perspective and urged IP and SoC providers to reach compromises.
With the global economic downturn, SoC designers became aware that by outsourcing critical IP they could decrease design time and improve time-to-market. However, collaboration between the IP vendor and the customer must be established, especially if IP reuse is to be achieved. In his introductory talk at the panel session, Jack Browne, senior vice president of sales and marketing at Sonics, said he sees a clear disconnection between the IP and SoC providers and called for a change to manage expectations on both sides.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related News
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Union Minister Shri Ashwini Vaishnaw Unveils India’s First 3nm Chip Design Centres in Noida and Bengaluru
- Keysight and Synopsys Deliver an AI-Powered RF Design Migration Flow for Transition from TSMC’s N6RF+ to N4P Process Node
Latest News
- Arm Neural Technology Delivers Smarter, Sharper, More Efficient Mobile Graphics for Developers
- Indian Startup Builds Full-Stack Edge AI Chips Using In-House IP
- AIStorm & Tower Semiconductor Introduce Cheetah HS, World’s First Up-to-260K FPS AI-in-Imager Chip for Inspection, Robotics & Sports
- EnSilica Establishes New EU Mixed-Signal Design Centre in Budapest, Hungary
- M31 Technology: Robust Foundry Demand, Operating Margin Expected to Recover in 2026