Is design and reuse an impossible dream, ask panelists
Anne-Francoise Pele, EE Times
(12/03/2009 4:03 PM EST)
GRENOBLE — A panel session at the IP-ESC 2009 Conference this week in Grenoble, France, examined IP design and reuse from a business and technology perspective and urged IP and SoC providers to reach compromises.
With the global economic downturn, SoC designers became aware that by outsourcing critical IP they could decrease design time and improve time-to-market. However, collaboration between the IP vendor and the customer must be established, especially if IP reuse is to be achieved. In his introductory talk at the panel session, Jack Browne, senior vice president of sales and marketing at Sonics, said he sees a clear disconnection between the IP and SoC providers and called for a change to manage expectations on both sides.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
Latest News
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP