Creonic Joins Consortium to Develop FEC Codes for Beyond-5G Tb/s Use Cases
Kaiserslautern, Germany, Sept. 12, 2017 – Creonic GmbH, a leader in communication IP cores, today announced its participation in the research project EPIC, funded by the European Commission under the program Horizon 2020.
EPIC aims to develop a new generation of forward error correction (FEC) codes, to enable practical wireless Tb/s link technology, corresponding to a 10x to 100x throughput improvement over state-of-the-art. The EPIC concept and methodology is shaped by the key finding that routine progress in silicon technology in the next decade will not be sufficient to allow FEC implementations to break the Tb/s barrier; Tb/s FEC will require not only help from silicon technology but also major innovations in FEC algorithm design and implementation domains.
A key EPIC objective is therefore to develop and utilize a disruptive FEC design framework that considers the FEC algorithm design and corresponding silicon implementation architectures in a unified fashion. Through such an integrated approach, EPIC aims to advance state-of-the-art FEC schemes (mainly Turbo, LDPC and Polar codes) to obtain the principal channel codes for beyond-5G use cases.
The EPIC consortium consists of eight partners from seven different countries. The project receives funding of 2.9 million EUR. It started on Sept. 01, 2017 and lasts for 36 months.
For more information, please contact us.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, LTE-A, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
Related Semiconductor IP
- FEC
- Reed Solomon Decoder and Encoder FEC
- FireCode FEC
- ASIL-B Ready ISO 26262 Certified VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Related News
- Creonic Participates in Horizon 2020 EPIC Research Project
- Research Project "Power Control" Aims for the Increase of Energy Efficiency in Industrial Facilities
- Creonic Participates in International SENDATE-TANDEM Research Project
- Creonic Shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers