Creonic Participates in International SENDATE-TANDEM Research Project
Kaiserslautern, Germany, May 4, 2016 - Creonic is pleased to announce its participation in the SENDATE-TANDEM (Tailored Network for Data cEnters in the Metro) research project which is a sub-project of the CELTIC+ SENDATE project.
“TANDEM” addresses the challenge for a new network infrastructure with reference to high volatile data traffic of mobile linked up objects. A dynamic switching and a reliable transport of huge amounts of data as well as a handover of sensible, time critical application data without any interruptions must be provided between data centers.
Creonic contributes the development and demonstration of an advanced forward error correction (FEC) for future fiber-based transport network architectures. The FEC has to provide low latency, throughputs of hundreds or thousands of Gbit/s and first-class error correction capabilities.
The project volume of SENDATE is €72.8 millions. The SENDATE-TANDEM consortium consists of 27 partners located in France, Germany and Norway. Main industry partners are Nokia France/Germany (former Alcatel-Lucent), Orange, Gemalto, and Thales. The German partners receive funding from the Federal Ministry of Education and Research (BMBF) in Germany. The project has started in April 2016 and will be completed by March 2019.
For more information, please visit
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, LTE-A, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Creonic Shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project
- Creonic Participates in National Research Project KI-Radar
- Creonic Participates in H2020 "VERTIGO" Research Project
- Creonic Participates in Horizon 2020 EPIC Research Project
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions