Automating NoC Design Masters SoC Complexity
By Sally Ward-Foxton, EETimes | May 21, 2025
Today, we’re diving into the critical role of network-on-chip (NoC) design in modern system-on-chip (SoC) architectures. Designing efficient interconnects has become a major challenge as SoCs grow more complex, especially with the increasing integration of AI workloads. NoCs now account for a significant portion of silicon area, making it essential to get them right. Michal Siwinski, Chief Marketing Officer at Arteris, will join us in discussing how FlexGen, their network-on-chip IP technology, is revolutionizing NoC design through automation. We’ll explore why this is crucial for today’s chips, how it addresses the growing demands of AI, and what the future holds for NoC technology.
To read the full article, click here
Related Semiconductor IP
- Smart Network-on-Chip (NoC) IP
- FlexNoC 5 Interconnect IP
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
Related News
- Signature IP Corporation Demonstrates Configurable NoC Products at Design & Reuse IP SoC Day
- Agnisys Joins Arm Partner Program and Releases Solution Brief for Functionally Safe Arm-Based SoC Design
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Numem Addresses AI’s Dirty Secret: Memory Is the Real Bottleneck
- proteanTecs Gains Momentum as the Trusted Choice for Lifecycle Monitoring of AI Hardware
- TSMC May 2025 Revenue Report
- Momentum Builds on RISC-V European Adoption
- FortifyIQ Expands its Cybersecurity Market Reach with a New Business Organization