Arteris IP FlexNoC Interconnect and Resilience Package Licensed by Autotalks for Automotive V2X Communications Chipsets
ISO 26262-compliant interconnect IP enables next generation Vehicle-to-Everything (V2X) communications technology
CAMPBELL, Calif. -- October 02, 2018 -- Arteris IP, the leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect intellectual property, today announced that Autotalks has purchased the Arteris IP FlexNoC Interconnect and the companion FlexNoC Resilience Package. This portfolio of Arteris IP interconnect technology will be the on-chip communications backbone of Autotalks’ next-generation ISO 26262 compliant system-on-chip (SoC) devices.
Autotalks is a pioneer in Vehicle-to-Everything (V2X) communications technology, offering the most advanced global V2X solution supporting both DSRC and C-V2X, and specifically designed for autonomous vehicles.
“Our V2X communications chipsets require a very high degree of on-chip integration while being able to meet rigorous functional safety, power consumption and performance requirements,” said Hagai Zyss, CEO of Autotalks. “Arteris IP technology allowed us to ease our readiness for ISO 26262 compliance process which is required for autonomous vehicles, platooning applications and for other future applications.”
“We are excited to partner with Autotalks in their efforts to maximize safety and mobility for both human-driven and autonomous vehicles,” said K. Charles Janac, President and CEO of Arteris IP. “Their innovative use of our network-on-chip IP is confirmation of the importance of interconnect technology in the development of highly-performant in-vehicle systems-on-chip that meet ISO 26262 functional safety requirements.”
About Autotalks
Autotalks (http://www.auto-talks.com), founded in 2008, is a V2X chipset market pioneer and leader, providing customers with state-of-the-art V2X solutions. Autotalks helps reduce collisions on roadways and improve mobility with its automotive qualified chipsets. The chipsets offer the most advanced, truly secure and highest performing global V2X communication solution designed for autonomous vehicles. Autotalks’ advanced technology, to be mass deployed in the coming years, complements the information coming from other sensors, specifically in non-line-of-sight scenarios, rough weather or poor lighting conditions. It significantly improves overall road safety, effectively coordinating vehicles, self-driving cars, motorcyclists and pedestrians.
About Arteris IP
Arteris IP provides network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Samsung, Huawei / HiSilicon, Mobileye, and Texas Instruments. Arteris IP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, the CodaCache standalone last level cache, and optional Resilience Package (ISO 26262 functional safety) and PIANO automated timing closure capabilities. Customer results obtained by using the Arteris IP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit http://www.arteris.com.
Related Semiconductor IP
- ARC HS66 64-bit, dual-issue processor core, interconnect, ARCv3 ISA, for embedded applications
- ARC HS58 32-bit, dual-issue processor with MMU, interconnect, ARCv3 ISA, for embedded Linux applications
- ARC HS57D 32-bit, dual-issue processor core and interconnect, ARCv3DSP ISA, with I&D cache
- ARC HS56 32-bit, dual-issue processor core & interconnect, ARCv3 ISA, for embedded applications
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
Related News
- Infineon's HYPERRAM™ 3.0 memory and Autotalks' 3rd generation chipset drive next-generation automotive V2X applications
- Arteris Ncore Cache Coherent Interconnect IP Certified for ISO 26262 Automotive Functional Safety Standard
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Autotalks License and Deploy CEVA DSP for Mass-Market V2X Chipset
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations