Where Does 5 Really Mean 30? Process Node Naming
In my first real blog here, about the Cadence/imec 5nm announcement, I asked what was 5nm on a 5nm process. The answer is nothing. Creating the lithography for 5nm is a major milestone but process naming has become very misleading.
It reminds me of that old Bonzo Dog song Shirt where one little part of the lyrics is:
Good morning. Could I have this shirt cleaned "express," please?
Yes, that'll be three weeks, dearie.
Three weeks? But the sign outside says 59-minute cleaners!
Yes, that's just the name of the shop, luv. We take three weeks to do a shirt.
In the same way “5nm is just the name of the process. It takes 30nm to do the metal.”
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related Blogs
- Does RISC-V mean Open Source Processors?
- What Does Fab-Lite Mean?
- What does Cadence mean when it calls System Realization a "holistic" approach to IC design?
- What does Amazon's multiday cloud outage mean for EDA cloud services?
Latest Blogs
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design