Where Does 5 Really Mean 30? Process Node Naming
November 9, 2015
In my first real blog here, about the Cadence/imec 5nm announcement, I asked what was 5nm on a 5nm process. The answer is nothing. Creating the lithography for 5nm is a major milestone but process naming has become very misleading.
It reminds me of that old Bonzo Dog song Shirt where one little part of the lyrics is:
Good morning. Could I have this shirt cleaned "express," please?
Yes, that'll be three weeks, dearie.
Three weeks? But the sign outside says 59-minute cleaners!
Yes, that's just the name of the shop, luv. We take three weeks to do a shirt.
In the same way “5nm is just the name of the process. It takes 30nm to do the metal.”
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- Does RISC-V mean Open Source Processors?
- What Does Fab-Lite Mean?
- What does Cadence mean when it calls System Realization a "holistic" approach to IC design?
- What does Amazon's multiday cloud outage mean for EDA cloud services?
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach