What does Cadence mean when it calls System Realization a "holistic" approach to IC design?
Yesterday, Cadence introduced a holistic approach to IC design that the company calls Silicon Realization. I’m already fielding questions from my friends about what “holistic” means in this context and what’s new about all this. When Cadence uses the term “holistic,” it means an entire tool chain that revolves around three critical requirements: unified design intent, abstraction, and convergence. “Design intent” includes representations of functional, physical, and electrical characteristics with the requirement that these representations be consistent throughout the implementation and verification tool sets; that they span the various abstraction levels used to represent the design; and that all members of the IC design team can easily make use of the representations at all design levels.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Revolutionize System Verification Flow with a Holistic Approach
- Between ASIC and microcontroller: It's all about System Realization
- "Professor" Aart de Geus gives latest Techonomics lecture on collaboration and System Realization at the Semico Summit in Scottsdale
- Sonics Founder Drew Wingard on the state of the art for SoCs, IP, System and SoC Realization
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?