Does RISC-V mean Open Source Processors?
“So, RISC-V is an Open ISA, that means a RISC-V processor core is Open Source”.
This is a statement that I have often heard this year – however, is it true or false?
Before answering this, let’s consider the broader issue of whether open standards automatically mean open source. Open standards are widespread in technology. The communication protocols TCP/IP have been an open standard for decades. In wireless communication, Wi-Fi and Bluetooth are open standards with multiple versions. In IC design, Verilog is an open standard maintained by the IEEE, and a widely used hardware description language. Verilog is used by a variety of commercial and open source simulators. Incisive, Questa, and VCS are examples of well-known commercial simulators supporting Verilog, however Cver is an example of an open source Verilog simulator. Generally, the commercial Verilog simulators are recognized for their high quality and performance.
To read the full article, click here
Related Semiconductor IP
- Configurable RISC-V processor IP core
- Ultra-Low-Power Deeply Embedded RISC-V Processor
- Low-Power Deeply Embedded RISC-V Processor
- 32 Bit - Embedded RISC-V Processor Core
- 32 bit - Compact RISC-V Processor Core
Related Blogs
- Have you checked the hidden costs of deploying an open source RISC-V core?
- Open Source vs Commercial RISC-V Licensing Models
- Jeff Bier's Impulse Response - Open Source Digital Signal Processing?
- Adapteva's Epiphany Floating Point Processor Core: A Leading-Edge Lithography May Finally Open Doors
Latest Blogs
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding
- Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles
- Deep Robotics and Arm Power the Future of Autonomous Mobility